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Abstract. Floating-point operations can significantly impact the ac-
curacy and performance of scientific applications on large-scale parallel
systems. Recently, an emerging floating-point format called Posit has at-
tracted attention as an alternative to the standard IEEE floating-point
formats because it could enable higher precision than IEEE formats us-
ing the same number of bits. In this work, we first explored the feasibility
of Posit encoding in representative HPC applications by providing a 32-
bit Posit NAS Parallel Benchmark (NPB) suite. Then, we evaluate the
accuracy improvement in different HPC kernels compared to the IEEE
754 format. Our results indicate that using Posit encoding achieves op-
timized precision, ranging from 0.6 to 1.4 decimal digit, for all tested
kernels and proxy-applications. Also, we quantified the overhead of the
current software implementation of Posit encoding as 4×-19× that of
IEEE 754 hardware implementation. Our study highlights the potential
of hardware implementations of Posit to benefit a broad range of HPC
applications.
Keywords: HPC · Floating Point Precision · Posit · NPB.
1 Introduction
Floating-point operations are indispensable for many scientific applications.
Their precision formats can significantly impact the power, energy consumption,
memory footprint, performance, and accuracy of applications. Moving towards
exascale, optimizing precision formats in HPC scientific applications could ad-
dress some key challenges identified on exascale systems [4]. Recent works in
hardware-supported half-precision, software-guided mixed-precision, and adap-
tive precision have highlighted the importance of reconsidering precision for-
mats [2,9,10]. Posit [6], an alternative to IEEE 754 floating-point format, has
gained increasing attention in the HPC community because its tapered preci-
sion can achieve higher precision than IEEE 754 format using the same number
of bits. Posit has been explored in Deep Learning applications [7], Euler and
eigenvalue solvers [8]. Still, its precision improvements in general HPC scientific
applications require systematic efforts to understand and quantify, which moti-
vates our study in this paper. Our work provides a 32-bit Posit implementation
of the popular NAS Parallel Benchmark (NPB) suite [1,3], called Posit NPB to
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quantify the improved precision using Posit formats compared to 32-bit IEEE
754 format in representative HPC kernels. Our main contributions are as follows:
– We provide a publicly available 32-bit Posit implementation of the NPB
benchmark suite
– We define the metric for accuracy and use it to quantify the precision im-
provements using Posit formats in five kernels and proxy-applications com-
pared to 32-bit IEEE 754 format
– We also provide a 128-bit IEEE 754 floating-point (Quad) implementation
of the NPB benchmark suite as a high-precision solution reference
– Our Posit implementation exhibit 0.4 to 1.6 decimal digit precision improve-
ment in all tested kernels and proxy-applications compared to the baseline
– We quantified the overhead of software-based Posit implementation as 4×-
19× that of IEEE 754 hardware implementation
– We show that Posit could benefit a broad range of HPC applications but
requires low-overhead hardware implementation.
2 Floating-point Formats
Fractional real numbers are represented as floating-point numbers, and their
operations are defined by floating-point operations in computer arithmetics. In-
stead of representing the number in its original form, a number is represented
as an approximation where the trade-off between precision and range is defined.
Given the same amount of memory space, a larger range of numbers can be
represented if numbers in that range use a less accurate approximation.
IEEE floating-point numbers are often represented by three components,
i.e., a sign bit, an exponent, and a significand. A sign bit represents whether
the number is positive or negative. An exponent represents the shifting that
is required to acquire the non-fraction part of a number. Finally, a significand
represents the actual number after shifting. Currently, IEEE 754 format is the
most broadly adopted standard.
Posit format uses four components, i.e., a sign bit, a regime, an exponent
and a fraction. Different from IEEE Float, these components could have variable
sizes. The first component after the sign bit is regime, which is used to compute
a scaling factor useedk where useed = 22
es
. The regime component encodes a
number k through a prefix code scheme. The regime contains several consecutive
1s or 0s, which is terminated if the next bit is the opposite. k is defined by
k = −m, where m is the length of the bit string before the opposite bit when
the bits are all zero. For instance, if the bit string is all 1s and terminated by a
0, k is defined by k = m− 1. After the regime, depending on the number of bits
left, the exponent begins and runs for a maximum length of es. The exponent
encodes an unsigned integer, which represents another scaling factor 2exponent.
Finally, the fraction has the same functionality as the significand in IEEE Float.
Fig. 1 illustrates a number encoded in IEEE Float and 32-bit Posit with
es = 2. The string begins with a zero that indicates the number is positive. The
regime bit runs for 01, which means that m = 1 and thus k = −1. Since es = 2,
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useed = 22
es
= 16, the scaling factor useedk = 1/16. After the termination of
regime, the exponent begins and has a length of es = 2. The exponent 00 is
represented by 2exponent = 20 = 1. The remaining bits are used for the fraction,
which encodes 1 + 130903708/227, where the one is implicit, and the size of the
fraction is 27. Since the scheme has a smaller exponent than IEEE Float, more
bits can be used in the fraction, which attributes to higher accuracy.
0 0 1 1 1 0 0 0 0 1 0 1 0 0 0 1 1 0 1 1 0 1 1 1 0 0 0 1 0 1 1 11 1 1 1 1 1 0 1 0 0 1 1 1 0 1 0 0
0 0 1 1 1 0 0 0 0 1 0 1 0 0 0 1 1 0 1 1 0 1 1 1 0 0 0 1 0 1 1 10 0 1 1 1 1 0 1 1 0 1 0 1 0 1 1 0 0
float f       = 0.123456789123456789;  printf(”%.16f\n”, f);
rounding
0.1234567910432816
posit32 p = 0.123456789123456789;  printf(”%.16f\n”, p.toDouble()); 0.1234567891806364
IEEE Float
Posit32, es=2
= Sign = Exponent= Regime = Fraction
Fig. 1. Binary formatting of IEEE Float and 32 bit Posit with es = 2 when representing
an arbitrary fractional number.
In this work, we also use a special type in Posit, called Quire, to facilitate
high accuracy Fused Multiply-Add (FMA). Quire can be considered as a large
scratch area for performing high precision accumulation and deferred rounding
during FMA. Quire requires a large number of bits. For instance, it requires 32
bits for 8-bit Posit, 128 bits for 16-bit Posit, and 512 bits for 32-bit Posit.
3 Methodology
Our work aims to assess precision optimization by Posit in HPC scientific appli-
cations. To achieve this, we choose a widely-adopted parallel benchmark suite on
HPC systems, the NAS Parallel Benchmark (NPB) suite [3]. The NPB suite was
originally derived from Computational Fluid Dynamics (CFD) applications, and
closely mimic real-world HPC applications. The suite includes five kernels (IS,
EP, CG, MG, and FT) and three proxy-applications (BT, LU, and SP). In this
work, we extend a subset of the suite that uses floating-point operations to eval-
uate the impact of Posit arithmetic in typical HPC applications. We based our
implementation on the C version of the suite [1]. Our Posit NPB suite includes
CG (Conjugate Gradient), MG (Multigrid), LU (Lower-Upper decomposition
solver), BT (Block Tridiagonal solver) and FT (FFT solver). The benchmark
suite is publicly available in a code repository1.
The original NPB implementation uses only the 64-bit IEEE 754 floating-
point format. We provide a 32-bit Posit implementation and IEEE 754 floating-
point implementation of the suite. To compare with a high accuracy IEEE for-
1 https://github.com/steven-chien/NAS-Posit-benchmark
4 S. W. D. Chien et al.
mat, we additionally provide a 128-bit IEEE floating point (quad) implemen-
tation. The NPB suite predefines problem sizes into different classes: S class
for small tests, W class for workstation-size tests; A, B, C classes for standard
test on supercomputer and E, D and F for large test problems on parallel ma-
chines. Our evaluation includes experiments using various problem classes for
understanding the impact of Posit arithmetics.
We define the metric for accuracy as the difference between the approximated
value in various precision formats and the exact value. We then evaluate the ac-
curacy using five precision formats, i.e., Quad (quad), Double (double), IEEE
Float (float), 32 bit Posit (posit32) and Quire for 32 bit Posit (quire32). For
Quad precision, as it is not natively supported by C and C++, we adopted the
libquadmath library by GCC. For Posit and Quire types, we used the C++
interface provided by the SoftPosit library where operator overloading is sup-
ported. For all evaluation, we use single-thread executions of kernels to avoid
interference from multiple threads. We validate the solution from each kernel in
the highest accuracy, i.e., Quad precision. We cast the generated results to the
selected precision to control error propagation resulted only from the computa-
tion other than problem generation.
4 Results
We evaluate our NPB extension on a workstation with an Intel Core i7-7820X
CPU with eight cores and 16 threads. The system has 32GB of RAM with
a 480GB SSD. The operating system is Fedora 29 running on Kernel version
4.19.10-300. The compiler used is GCC 8.2.1 and the latest SoftPosit library
from main development branch is used2. We compute the machine epsilon () of
different formats using linear search method for reference. On this workstation,
the measured  values are 1.92E-34, 2.22E-16, 1.19E-7, 7.45E-9 and for quad,
double, float and posit32 respectively.
Reproducing floating-point computation results across platforms and opti-
mization is a difficult task. When compiling the benchmarks, we have used the
flags -ffp-contract=off for turning off possible Fused Multiply Add (FMA)
and -ffloat-store to avoid storage of floating-point variables in registers thus
avoiding the effect of storing intermediate value in extended precision by the
processor. We select three problem sizes for the precision evaluation: class S, W
and A.
CG: Conjugate Gradient. The CG benchmark computes the smallest
eigenvalue of a sparse matrix with the Inverse Power method. At each Inverse
Power iteration, a linear system is solved with the Conjugate Gradient (CG)
method. The CG kernel consists of three main steps: first, the vector x is initial-
ized randomly; second, the CG method solves the linear system Az = x where
A is symmetric, definite-positive matrix, and x in the known term of the linear
system; third, the inverse power method uses the ||r|| that is the norm of the
2 SoftPosit commit 688cfe5d
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residual vector r to calculate ζ = λ + 1/xT z where λ is the shift factor for dif-
ferent problem size. In our set-up, each Inverse Power iterations includes 25 CG
iterations.
2.21E-4
1.25E-5
7.35E-7
6.99E-8
2.50E-8
Fig. 2. CG: The left panel displays the error in evaluating ζ for the first 15 Inverse
Power iterations and problem class W using different floating-point formats. The er-
ror decreases until reaching a minimum value approximately after five iterations for
posit32 and float. The right panel displays residual error of CG iterations. At the end
of each Inverse Power iteration (25 CG iterations), the norm of the residual increases
by more of two orders. The zoom-in view of on CG residual shows the difference in
error between posit32 and quire32.
The left panel of Fig. 2 shows the error calculated as the difference of the ζ
estimate and its exact value for the first 15 iterations of the Inverse Power method
using the problem size W. The error decreases over successive iterations until
reaching a minimum value that cannot be further decreased: float and posit32
reach a minimum error value of 2.21E-4 and 1.25E-5 respectively. Quire32 has
the same ζ error value as posit32 and for this reason posit32 and Quire32 lines
are superimposed. The CG benchmark using posit32 provides a final solution
that is one more digit (log10(2.21E − 4/1.25E − 5) = 1.25) accurate than the
CG benchmark using float.
The right panel of Fig. 2 shows the norm of the residual r = Az − x for the
first 150 iterations. Since each inverse power iteration consists of 25 iterations,
iteration 150 of CG refers to the sixth inverse power iteration. At the last CG
iteration, the norm of the residual reaches a minimum value of 7.35E-7, 6.99E-8
and 2.50E-8 for float, posit32 and quire32 implementations respectively. We
note that in the case of error calculated as residual norm (right panel of Fig. 2),
the error is different for posit32 and quire32 and it is close in value to the
machine epsilon for float and posit32: 1.19E-7 and 7.45E-9.
MG: Multigrid. The NPB MG kernel implements the V-cycle multigrid
algorithm to compute the solution of a discrete Poisson problem (∇2u = v) on
a 3D Cartesian grid. After each iteration, the L2 norm of residual r = v −∇2u
is computed for measuring the error.
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6.98E-7
4.76E-8
7.07E-8
Fig. 3. MG: Norm of residual over MG iterations for W class problem. Posit32 and
quire32 implementations result in lower error when compared to float implementa-
tion. The zoom-in view shows the fine difference between float, posit32 and quire32
when precision improvements cannot be made with more iterations.
As for the CG benchmark, the norm of the residual in the MG application
decreases during the iterations until it cannot be further reduced as shown in
Fig. 3. The norm of the residual for the float, posit32 and quire32 MG imple-
mentations at their last iteration are 6.98E-7, 7.07E-8 and 4.76E-8 respectively.
These values are close to the machine  values for the different floating-point for-
mats. Also for MG, the posit32 implementation provides a final solution that
is one digit more accurate than the results that have been obtained with float.
The quire32 implementation is roughly 1.16 digit more accurate than the float
implementation.
LU: Lower-Upper Decomposition Solver. LU is a CFD pseudo-
application solving the Navier-Stokes system comprising a system of 5 PDEs
using the Symmetric Successive Over-Relaxation (SSOR) technique. In this case,
we compute the error as the difference between the estimate and the analytical
solution and taking its norm over the five PDEs. This error over several itera-
tions is shown in Fig.4. The LU float implementation reaches a minimum error
of 5.68E-4 while the LU posit32 implementation reaches an error of 2.35E-5.
The LU posit32 implementation is 1.38 digit more accurate than the LU float
implementation.
BT: Block Tridiagonal Solver. BT is also a CFD pseudo-application.
BT employs an implicit discretization of compressible Navier-Stokes equations
in 3D Cartesian geometry. The discrete solution of these equations is based on
an Alternating Direction Implicit (ADI) approximate factorization. ADI factor-
ization decouples the x, y, and z directions, resulting in a linear system with
block-tridiagonal of 5× 5 blocks structure that is solved sequentially along each
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5.68E-4
2.35E-5
Fig. 4. LU: The maximum error norm over the five PDEs from iteration 700 to 2499 for
LU. The error decreases reaching a minimum error. The LU posit32 implementation
leads to a lower error with respect to the LU float implementation.
direction. We evaluate the error in the same way we evaluated the error for LU
and show it in Fig.5.
1.03E-3
2.69E-4
Fig. 5. BT: The maximum error norm over the five PDEs at each iteration from iter-
ation 700 to 2499 for BT. The posit32 implementation results in a lower error when
compared to the float implementations.
The float version of BT application has an error of 1.03E-3 at the last iter-
ation while the posit32 implementation has an error of 2.69E-4. The posit32
implementation is 0.6 digit more accurate than the float version.
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FT: Fast Fourier Transform. The NPB FT kernel solves a 3D Partial
Differential Equation ∂u(x, t)/∂t = α∇2u(x, t) in the spectral space using for-
ward and inverse FFT. The application consists of three steps. Forward FFT,
Evolve by multiplying a factor and inverse FFT. The solver computes the FFT
of the state array u˜(k, 0) = FFT (u(x, 0)) at the initial step. The solution of the
PDE is then advanced in the spectral space through an Evolve process by mul-
tiplying u˜(k, 0) by an exponential complex factor. At each iteration, an Inverse
FFT (IFFT) is computed on the result state array to move the solution from
the spectral space to real space.
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Fig. 6. FT: Error norm of FT for problem classes S, W and A. The ground truth is
the result for the same step computed in Quad precision. FT Float implementation
displays a generally higher error when compared to the posit32 implementation.
Fig. 6 shows that the FT posit32 implementation gives a generally higher ac-
curacy than the float implementation. Computation results using quad at each
step is used as the truth. For Size W, float, posit32 and quire32 give 5.85E-
2, 1.60E-2 and 1.59E-2 errors in the Forward step. After the Evolve step, the
errors are 1.15E+1, 4.38E-1 and 4.38E-1 respectively. Finally, after the reverse
FFT, the errors are 8.30E+3, 3.19E+2 and 3.18E+2 respectively. The posit32
implementation is 1.4 digit more accurate than the float implementation.
Posit Performance. In this work, we have used a software implementa-
tion of Posit floating-point format resulting in performance overhead. Table 1
presents the average execution time and standard deviation of for different im-
plementations of NPB with size S. The execution time includes also time for
the validation test and possibly I/O. However, it gives an idea of how execution
time differs between the different implementations. Quire implementations for
LU and BT are not available so their execution time is not reported in the table.
The use of Posit and Quire results in lower performance in terms of execution
time and most cases are similar to results from Quad, which is also software
based. For example, our CG benchmark in Posit executes 4× slower than its
counterpart using IEEE Float.
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Table 1. Average execution time and standard deviation of different implementation
of benchmark with size S in seconds over five executions.
CG FT MG LU BT
Iter/Steps 30 6 100 100 100
quad 5.37±0.014 5.35± 0.032 4.30± 0.006 4.52± 0.040 7.96±0.065
double 3.16±0.006 0.70± 0.002 0.27± 0.003 0.42± 0.011 0.56± 0.003
float 3.10±0.053 0.67± 0.009 0.24± 0.003 0.43± 0.003 0.54± 0.001
posit32 12.78± 0.070 5.73± 0.038 4.59± 0.018 5.74± 0.023 7.81± 0.040
quire32 12.29± 0.143 7.94± 0.009 5.41± 0.016 N/A N/A
5 Related Work
Taper precision floating-point format has a long history of development. The
concept was originally proposed in the 1970s, where a larger size exponent can
be used to represent a larger number range with diminishing accuracy due to
reduction in fraction bits. Universal number (unum) is another floating-point
format that embraces a similar concept. Unum follows the same structure of
IEEE 754 floating-point format but specifies the sizes of each component by
encoding them at the end of the binary string respectively. The sizes of each
component vary automatically [5]. Among other features, it specifies a special
”ubit” which indicates if the number represented is exact or lies in an open
number interval. Another radically different representation of fraction number
is fix point representation. Fix point represents a real number as an integer and
the fractional part can be identified through shifting of digit. An integer can be
conceived as a subset of fix point number system where shifting is zero.
Standardization of Posit is currently underway3 and several implementations
are available. Among those, the most complete implementation is SoftPosit. Soft-
Posit4 is implemented as a C library and is endorsed by the Next Generation
Arithmetic (NGA) team5.
6 Discussion & Conclusion
In this work, we assessed the precision optimization in HPC applications us-
ing an emerging precision format called Posit. Our results showed that typical
HPC kernels as in the NPB suite could improve their accuracy by using 32-bit
Posit instead of 32-bit IEEE float. All tested kernels in our Posit NPB suite
achieved higher precision, ranging from 0.6 to 1.4 decimal digit, compared to
the IEEE Float baseline. However, a major obstacle that hinders the adoption
of Posit is the overhead of software implementation. Our Posit NPB suite quan-
tifies 4-19× overhead that of IEEE formats. This high overhead can be partially
3 https://posithub.org/docs/posit_standard.pdf
4 https://gitlab.com/cerlane/SoftPosit
5 https://posithub.org/docs/PDS/PositEffortsSurvey.html
10 S. W. D. Chien et al.
attributed to the operator overloading in C++, but more importantly, to the lack
of hardware support. For the adoption of Posit by HPC applications, hardware
implementations are necessary to achieve acceptable performance [11]. Overall,
our results indicate Posit as a promising drop-in replacement for IEEE Float in
HPC applications for precision optimization.
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